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Low-frequency noise in n-type junctionless multigate transistors was investigated. It can be well
understood with the carrier number fluctuations whereas the conduction is mainly limited by the
bulk expecting Hooge mobility fluctuations. The trapping/release of charge carriers is related not
only to the oxide-semiconductor interface but also to the depleted channel. The volume trap density
is in the range of 6–301016 cm−3 eV−1, which is similar to Si–SiO2 bulk transistors and
remarkably lower than in high-k transistors. These results show that the noise in nanowire devices
might be affected by additional trapping centers. © 2011 American Institute of Physics.
doi:10.1063/1.3569724
Measurement of low-frequency LF noise in electronic
devices is a powerful technique for studying the electrical
transport and evaluating the device interface quality. The LF
noise is known to be attributed to either Hooge mobility
fluctuations HMFs or to carrier number fluctuations CNFs
depending on the prevalence of the bulk or the surface
conduction, respectively.1,2 In metal-oxide-semiconductor
field effect transistors MOSFETs, which are generally op-
erated in inversion-mode surface conduction, the CNFs
stem from carrier trapping/release at oxide-semiconductor in-
terface, whereas the HMFs could prevail for bulk operated
devices.3–5 Recently, a proposed device without any junc-
tions between the channel and the source/drain, called the
“junctionless transistor” JLT has been proposed to over-
come some issues such as short-channel effects.6 The JLT is
fully depleted below threshold. Above threshold the current
flows through the bulk of the silicon, and an accumulation
channel can be formed if the gate voltage is increased to
sufficiently large values.7 It has some advantages over
surface-channel devices; less degradation of the mobility and
near-ideal subthreshold slope.8,9 In this paper, we report the
LF noise behavior in an n-type JLT in which the drain cur-
rent mainly flows through a bulk channel. An additional con-
duction was considered in a lightly accumulated channel
when the gate voltage is large enough.
A device schematic and a cross-sectional view of an
n-type JLT are shown in Fig. 1a insets. JLTs were fabri-
cated on a standard Unibond® silicon-on-insulator substrate.
The top silicon layer was thinned down to a thickness of
5–10 nm and multigate structured nanowires were patterned
by electron-beam lithography. The fin widths Wfin of the
nanowires were defined from 30, 40, and 50 nm. A 10-nm-
thick SiO2 gate oxide was then thermally grown, such that
each Wfin was reduced by approximately 10 nm to values of
20, 30, and 40 nm. Owing to the etching and oxidation pro-
cess, the devices have an omega-gate structure. The nano-
wires were uniformly n+ doped 1–21019 cm−3 by ion
implantation channel, source, and drain. To achieve the full
depletion of the channel for the off-state, a p+ polysilicon
gate electrode was used work function=5.25 eV. The
channel length is 1 m.
Static and noise measurement were simultaneously per-
formed in a dark box at room temperature. The back gate
substrate was grounded. Typical transfer characteristics
Id-Vg curves in the linear regime Vd=50 mV with differ-
ent values of Wfin are shown in Fig. 1a. When the device is
turned off, the n+ doped channel is fully depleted by the
aElectronic mail: laurent.montes@minatec.inpg.fr.
bElectronic mail: gtkim@korea.ac.kr.
FIG. 1. Color online a Id−Vg characteristics with different Wfin at Vd
=50 mV. A device schematic and a cross-section view of a JLT inset. b
Drain current noise power spectrum SId as a function of the frequency for
Vg varying from 0.2 to 2.0 V. They exhibit 1 / f-like left or Lorentzian
right noise depending on the samples.
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difference of the work function between the p+ doped gate
electrode and the channel. The estimated flat-band voltage
Vfb= EF_channel−EF_gate /q is approximately 1–1.1 V.
When Vg is increased, the depletion region in the channel is
gradually removed and an un-depleted neutral n+ channel is
formed in the center of the device. Moreover, when Vg
Vfb, an accumulation channel is added to the total conduc-
tion. The largest part of the current in the JLTs is due to bulk
conduction, but the formation of a surface accumulation
channel is also observed at high Vg.
From the LF noise measurement, the drain current noise
power spectrum SId was obtained as changing Vg between
10 Hz and 10 kHz as shown in Fig. 1b. The noise exhibits,
depending on the samples, a 1 / f like left or Lorentzian
right behavior in the subthreshold region, converging to
essentially 1 / f noise above the threshold region. For HMF,
the LF noise can be described by the following empirical
relationship:
SId
Id
 =
H
Nc
1
f =
qHbulkVd
fIdL2
, 1
where Id=qNcbulkVd /L2 is the drain current A, H the
Hooge constant, Nc the total number of charge carriers, f the
frequency Hz, bulk the bulk mobility cm2 /Vs, L the
channel length, and ,  the scaling exponents. The scaling
exponents are estimated to be 2 and 1, respectively. There are
two models to explain the origin of the LF noise; one is the
HMF model defined by Eq. 1 and the other is based on the
number fluctuation of charge carriers correlated with mobil-
ity fluctuations CNF+CMF.5,10 The mobility fluctuations
are due to Coulombic scattering by trapped charges. Unlike
the HMF model for bulk conduction, the CNF+CMF model
is well defined for surface conduction, and the noise can be
expressed by,
SId
Id
2 = SVfb · 1 + Cef fCox Idgm
2
· gmId 
2
, 2
where SVfb is the flat-band voltage power spectrum V2/Hz,
C the Coulomb scattering parameter which is relevant to
mobility fluctuations Vs/C, ef f the effective mobility
cm2 /Vs, Cox the oxide capacitance per unit area F/cm2,
and gm =Id /Vg the transconductance. The SVfb arises
from tunneling process at the oxide interface:
SVfb =
q2kBT	Nt
fWLCox2
, 3
where q is the electronic charge, kB the Boltzmann constant,
T the temperature K, 	 the oxide tunneling length cm, Nt
the volume oxide trap density cm−3 eV−1, and W the total
channel width. These equations indicate that the normalized
noise spectrum SId / Id
2 is proportional to 1 / Id in the HMF
model whereas it varies as gm / Id2 in the CNF+CMF
model.
To identify the noise source, SId / Id
2 is plotted in a log-log
scale as a function of Id in Fig. 2a. The noise spectrum
predicted by the CNF+CMF model is verified over a large
current range, both below and above threshold. The noise
predicted by the HMF model is also shown by the straight
dashed line in Fig. 2a. It is clearly not able to explain the
LF noise dependence on drain current from below to above
threshold region. Figure 2a clearly indicates that the noise
in JLTs is affected by trapping/release of carriers even
though the conduction takes mostly place in the bulk of the
devices. Using the Eqs. 2 and 3, Nt and C can be calcu-
lated, providing the information on the quality of the oxide
interface and the mobility fluctuations by the trapped
charges, respectively. The calculated Nt values range from
61016 to 31017 cm−3 eV−1 with 	=110−8 cm Fig.
2b.11 These values are similar to those typical in state-of-
the-art bulk transistors and considerably smaller than in
high-k MOSFETs where Nt=1019–1020 cm−3 eV−1.12–14 The
value of C ranges from 1.1104 to 5.1105 V s /C, indi-
cating that CMF play an important role in the high current
region.11 It can be assumed that these mobility fluctuations
are due to Coulombic scattering by charged traps.
In spite of the good interpretation of the CNF+CMF
model for the JLTs, it is difficult to understand the effect of
traps at the oxide-semiconductor interface in subthreshold
region. Because the silicon-gate oxide interfaces are depleted
in that regime, and the conduction path is in the center of the
nanowire, away from the gate oxide interfaces. A possible
explanation is the fluctuation of the channel thickness when
the device is partially depleted. This effect arises from the
presence of Shockley–Read–Hall generation/recombination
centers in the Debye transition region between the neutral
channel and the depletion region.15 This effect has been ob-
served in junction FETs or in four-gate FETs G4-FETs.16,17
Fluctuations of the depleted region can give rise to the
generation-recombination g-r noise that is characterized by
a Lorentzian spectral distribution. When the noise power
plotted as a function of Vg, the g-r noise component reaches
a peak near threshold as shown in Fig. 3a.18,19 When Vg
Vfb, on the other hand, the depletion region disappears
which will decrease the g-r noise in spite of the presence of
FIG. 2. Color online a logSId / Id
2−logId was compared with the
CNF+CMF and the HMF model for Wfin=20 nm. b Extracted volume
trap density Nt of JLTs with different Wfin.
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a surface accumulation channel.20 The accumulation channel
contributes to the total noise as a result of fluctuations at the
oxide-semiconductor interface. The peak at threshold disap-
pears in wide devices, which might be due to the larger size
of the bulk conduction region.
In Fig. 3b, the LF noises generated by the depletion
and the accumulation are compared for the different Vd val-
ues. For Vd=50 mV, the noise power increases as Id
2 below
the threshold, however, it rises again for large gate voltages,
as it does in Fig. 3a due to conduction in the surface accu-
mulation. Such behavior is not observed for the case of Vd
=1 V because there exists only partial depletion of the sili-
con near the drain and no accumulation layer is formed near
the drain. Hence, the noise originating from the surface con-
duction could not be observable.
In conclusion, the LF noise in JLTs was well explained
by the CNF+CMF model indicating the trapping and detrap-
ping of charge carriers. The JLT exhibits two kinds of noise
sources as far as CNFs are concerned: one is due to channel
thickness fluctuations in the depletion region and the other
is due to carrier concentration fluctuation at the oxide-
semiconductor interface in the accumulation region. The
relative contribution of the noise sources in JLTs might be a
diagnostic index for the quality of the JLTs such as the uni-
formity of the line width of the channel.
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FIG. 3. Color online Drain current noise power SId · f as a function of a
the gate voltage Vg with different Wfin and b the drain current Id at Vd
=50 mV and 1 V. The inset shows the influence of traps at the oxide inter-
face and in depletion region according to the conduction.
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